Datasheet4U Logo Datasheet4U.com

IDT6V31023 - PCIE GEN1/2/3 CLOCK MULTIPLEXER

Description

The IDT6V31023 is a 2:1 differential clock mux for PCI Express applications.

It has very low additive jitter making it suitable for use in PCIe Gen2 and Gen3 systems.

The IDT6V31023 selects between 1 of 2 differential HCSL inputs to drive a single differential HCSL output pair.

Features

  • 1.
  • 0.7V current mode differential HCSL output pair Features/Benefits.
  • Low additive jitter; suitable for use in PCIe Gen2 and Gen3 systems.
  • 16-pin TSSOP package; small board footprint.
  • Outputs can be terminated to LVDS; can drive a wider variety of devices.
  • OE control pin; greater system power management.
  • Industrial temperature range available; supports demanding embedded.

📥 Download Datasheet

Datasheet Details

Part number IDT6V31023
Manufacturer Renesas
File Size 338.13 KB
Description PCIE GEN1/2/3 CLOCK MULTIPLEXER
Datasheet download datasheet IDT6V31023 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT6V49205A FREESCALE P10XX AND P20XX SYSTEM CLOCK Integrated Device Technology
IDT6116LA CMOS Static RAM Integrated Device Technology
IDT6116SA CMOS Static RAM Integrated Device Technology
IDT61298SA CMOS STATIC RAM 256K (64K x 4-BIT) Integrated Device Technology
IDT6167LA CMOS STATIC RAM Integrated Device Technology

Other Datasheets by Renesas

Part Number Description
IDT6V31021 4-OUTPUT LOW POWER FANOUT BUFFER
IDT6V49205A DDR CLOCK
IDT6116LA CMOS Static RAM
IDT6116SA CMOS Static RAM
IDT6167LA CMOS Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
2:1 PCIE GEN1/2/3 CLOCK MULTIPLEXER DATASHEET IDT6V31023 Description The IDT6V31023 is a 2:1 differential clock mux for PCI Express applications. It has very low additive jitter making it suitable for use in PCIe Gen2 and Gen3 systems. The IDT6V31023 selects between 1 of 2 differential HCSL inputs to drive a single differential HCSL output pair. The output can also be terminated to LVDS. Recommended Applications • Clock muxing in PCIe Gen2 and Gen3 applications Output Features • 1 – 0.
Published: |