logo

ICS98UAE877A Datasheet, Renesas

ICS98UAE877A driver equivalent, 1.5v low-power wide-range frequency clock driver.

ICS98UAE877A Avg. rating / M : 1.0 rating-11

datasheet Download (Size : 403.20KB)

ICS98UAE877A Datasheet

Features and benefits


* Low skew, low jitter PLL clock driver
* 1 to 10 differential clock distribution
* Feedback pins for input to output synchronization
* Spread Spectrum to.

Application


* DDR2 Memory Modules / Zero Delay Board Fan Out
* Provides complete DDR DIMM solution with IDT74SSTUAE32xxx fam.

Description

The PLL clock buffer, ICS98UAE877A, is designed for a VDDQ of 1.5V, an AVDD of 1.5V and differential data input and output levels. ICS98UAE877A is a zero delay buffer that distributes a differential clock input pair (CLK_INT, CLK_INC) to ten differen.

Image gallery

ICS98UAE877A Page 1 ICS98UAE877A Page 2 ICS98UAE877A Page 3

TAGS

ICS98UAE877A
1.5V
LOW-POWER
WIDE-RANGE
FREQUENCY
CLOCK
DRIVER
Renesas

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts