Datasheet4U Logo Datasheet4U.com

ICS9179-03 - Low Skew Fan Out Buffers

Description

The ICS9179-03 generates low skew clock buffers required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro.

Outputs will handle up to 133MHz clocks.

An output enable is provided for testability.

Features

  • Ten High speed, low noise non-inverting buffers for (to 133MHz), clock buffer.

📥 Download Datasheet

Datasheet preview – ICS9179-03

Datasheet Details

Part number ICS9179-03
Manufacturer Renesas
File Size 593.23 KB
Description Low Skew Fan Out Buffers
Datasheet download datasheet ICS9179-03 Datasheet
Additional preview pages of the ICS9179-03 datasheet.

📁 Similar Datasheet

  • ICS9173-01 - Video Genlock PLL (Integrated Circuit Systems)
  • ICS9111-01 - 300Mhz Clock Generator (Integrated Circuit Systems)
  • ICS9111-03 - (ICS9111-03/04) Frequency Generator (Integrated Circuit Systems)
  • ICS9111-04 - (ICS9111-03/04) Frequency Generator (Integrated Circuit Systems)
  • ICS9111-05 - (ICS9111-05/06) Frequency Generator (Integrated Circuit Systems)
  • ICS9111-06 - (ICS9111-05/06) Frequency Generator (Integrated Circuit Systems)
  • ICS9112-05 - VCXO and Set-Top Clock Source (Integrated Circuit Systems)
  • ICS9112-06 - (ICS9112-06/07) Low Skew Output Buffer (Integrated Circuit Systems)
  • ICS9112-07 - (ICS9112-06/07) Low Skew Output Buffer (Integrated Circuit Systems)
  • ICS9112-16 - Low Skew Output Buffer (Integrated Circuit Systems)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
ICS9179 - 03 Low Skew Fan Out Buffers General Description The ICS9179-03 generates low skew clock buffers required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro. Outputs will handle up to 133MHz clocks. An output enable is provided for testability. The device is a buffer with low output to output skew. This is a Fanout buffer device, not using an internal PLL. This buffer can also be a feedback to an external PLL stage for phase synchronization to a master clock. There are a total of ten outputs, sufficient for feedback to a PLL source and to drive four small outline DIMM modules (S.O. DIMM) at 2 clocks each. Or a total of ten outputs as a Fanout buffer from a common clock source.
Published: |