Datasheet4U Logo Datasheet4U.com

ICS9112-26 - Low Skew Output Buffer

Description

The ICS9112-26 is a high performance, low skew, low jitter clock driver.

It is designed to distribute high speed clocks in PC systems operating at speeds from 0 to 133 MHz.

The ICS9112-26 comes in an eight pin 150 mil SOIC package.

Features

  • Frequency range 0 - 133 MHz (3.3V).
  • Less than 200 ps Jitter between outputs.
  • Skew controlled outputs.
  • Skew less than 250 ps between outputs.
  • Available in 8 pin 150 mil SOIC & 173 mil TSSOP packages.
  • 3.3V ±10% operation Block Diagram Pin Configuration ICS9112-26 CLK_IN CLK0 CLK1 CLK2 CLK0 1 VDD 2 GND 3 CLK1 4 8 CLK_IN 7 CLK3 6 VDD 5 CLK2 8 pin SOIC & TSSOP CLK3 Pin.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ICS9112-26 Low Skew Output Buffer General Description The ICS9112-26 is a high performance, low skew, low jitter clock driver. It is designed to distribute high speed clocks in PC systems operating at speeds from 0 to 133 MHz. The ICS9112-26 comes in an eight pin 150 mil SOIC package. It has four output clocks. Features • Frequency range 0 - 133 MHz (3.3V) • Less than 200 ps Jitter between outputs • Skew controlled outputs • Skew less than 250 ps between outputs • Available in 8 pin 150 mil SOIC & 173 mil TSSOP packages. • 3.
Published: |