Datasheet4U Logo Datasheet4U.com

ICS853S014I - 3.3V LVPECL/ECL Fanout Buffer

Datasheet Summary

Description

The ICS853S014I is a low skew, high performance 1-to-5, 2.5V/3.3V Differential-to-LVPECL/ECL Fanout Buffer.

The ICS853S014I has two selectable clock inputs.

Features

  • Five differential LVPECL/ECL outputs.
  • Two selectable differential LVPECL clock inputs.
  • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL.
  • Maximum output frequency: 2GHz.
  • Output skew: 55ps (maximum).
  • Part-to-part skew: 100ps (maximum).
  • Propagation delay: 500ps (maximum).
  • Additive phase jitter, RMS: 0.10ps (maximum).
  • LVPECL mode operating voltage supply range: VCC = 2.375.

📥 Download Datasheet

Datasheet preview – ICS853S014I

Datasheet Details

Part number ICS853S014I
Manufacturer Renesas
File Size 410.89 KB
Description 3.3V LVPECL/ECL Fanout Buffer
Datasheet download datasheet ICS853S014I Datasheet
Additional preview pages of the ICS853S014I datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-to-5, Differential-to-2.5V, 3.3V LVPECL/ECL Fanout Buffer ICS853S014I DATA SHEET General Description The ICS853S014I is a low skew, high performance 1-to-5, 2.5V/3.3V Differential-to-LVPECL/ECL Fanout Buffer. The ICS853S014I has two selectable clock inputs. Guaranteed output and part-to-part skew characteristics make the ICS853S014I ideal for those applications demanding well defined performance and repeatability. Features • Five differential LVPECL/ECL outputs • Two selectable differential LVPECL clock inputs • PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL • Maximum output frequency: 2GHz • Output skew: 55ps (maximum) • Part-to-part skew: 100ps (maximum) • Propagation delay: 500ps (maximum) • Additive phase jitter, RMS: 0.
Published: |