Datasheet4U Logo Datasheet4U.com

ICS841664I - Crystal-to-HCSL Clock Generator

Description

The ICS841664I is an optimized sRIO clock generator and a member of the family of high-performance clock solutions from IDT.

The device uses a 25MHz parallel crystal to generate 125MHz and 156.25MHz clock signals, replacing solution requiring multiple oscillator and fanout buffer solutions.

Features

  • Four differential HCSL clock outputs: configurable for sRIO (125MHz or 156.25MHz) clock signals One REF_OUT LVCMOS/LVTTL clock output.
  • Selectable crystal oscillator interface, 25MHz, 18pF parallel resonant crystal or LVCMOS/LVTTL single-ended reference clock input or LVCMOS/LVTTL single-ended input.
  • Supports the following output frequencies: 125MHz or 156.25MHz.
  • VCO: 625MHz.
  • Supports PLL bypass and output enable functions.
  • RMS phase jitter,.

📥 Download Datasheet

Datasheet Details

Part number ICS841664I
Manufacturer Renesas
File Size 629.77 KB
Description Crystal-to-HCSL Clock Generator
Datasheet download datasheet ICS841664I Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FemtoClock® Crystal-to-HCSL Clock Generator ICS841664I DATA SHEET General Description The ICS841664I is an optimized sRIO clock generator and a member of the family of high-performance clock solutions from IDT. The device uses a 25MHz parallel crystal to generate 125MHz and 156.25MHz clock signals, replacing solution requiring multiple oscillator and fanout buffer solutions. The device has excellent phase jitter (<1ps RMS) suitable to clock components requiring precise and low-jitter sRIO clock signals. Designed for telecom, networking and industrial application, the ICS841664I can also drive the high-speed sRIO SerDes clock inputs of communication processors, DSPs, switches and bridges. Features • Four differential HCSL clock outputs: configurable for sRIO (125MHz or 156.
Published: |