ICS650-07C source equivalent, networking clock source.
* Packaged in 20-pin tiny SSOP (QSOP)
* Pb (lead) free package
* 12.5 MHz or 25.00 MHz fundamental crystal or clock
input
* Six output clocks with selecta.
Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 12.5 MHz or 25.00 MHz clock or fundamental mode c.
The ICS650-07C is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 12.5 MHz or 25.00 MHz clock or fundamental mode crystal input to produce m.
Image gallery
TAGS