Datasheet4U Logo Datasheet4U.com

HD74LVC245A - Octal Bidirectional Transceivers

Description

The HD74LVC245A has eight buffers with three state outputs in a 20 pin package.

When (T / R) is high, data flows from the A inputs to the B outputs, and when (T / R) is low, data flows from the B inputs to the A outputs.

A and B bus are separated by making enable input (OE) high level.

Features

  • VCC = 2.0 V to 5.5 V.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All input outputs VI/O (Max. ) = 5.5 V (@VCC = 0 V or output off state).
  • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C).
  • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C).
  • High output current ±24 mA (@VCC = 3.0 V to 5.5 V).
  • Ordering Information.

📥 Download Datasheet

Datasheet preview – HD74LVC245A

Datasheet Details

Part number HD74LVC245A
Manufacturer Renesas
File Size 184.78 KB
Description Octal Bidirectional Transceivers
Datasheet download datasheet HD74LVC245A Datasheet
Additional preview pages of the HD74LVC245A datasheet.

📁 Similar Datasheet

  • HD74LVC245A - Octal Bidirectional Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC240A - Octal Buffers / Line Drivers (Hitachi Semiconductor)
  • HD74LVC244A - Octal Buffers / Line Drivers (Hitachi Semiconductor)
  • HD74LVC2244A - Octal Buffers / Line Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LVC2G00 - Dual 2-Input NAND Gate (Renesas Technology)
  • HD74LVC00 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LVC02 - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LVC04 - Hex Inverters (Hitachi Semiconductor)
  • HD74LVC08 - Quad. 2-input AND Gates (Hitachi Semiconductor)
  • HD74LVC125A - Quad. Bus Buffer Gates with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LVC245A Octal Bidirectional Transceivers with 3-state Outputs REJ03D0353–0400Z (Previous ADE-205-111B (Z)) Rev.4.00 Jul. 27, 2004 Description The HD74LVC245A has eight buffers with three state outputs in a 20 pin package. When (T / R) is high, data flows from the A inputs to the B outputs, and when (T / R) is low, data flows from the B inputs to the A outputs. A and B bus are separated by making enable input (OE) high level. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation. Features • VCC = 2.0 V to 5.5 V • All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) • All input outputs VI/O (Max.) = 5.
Published: |