Datasheet4U Logo Datasheet4U.com

HD74LV595A - 8-bit Shift Registers

Description

This device each contains an 8-bit serial-in, parallel-out shift registers that feeds an 8-bit D-type storage register.

The storage register has parallel 3-state outputs.

Separate clocks are provided for both the shift register and the storage register.

Features

  • VCC = 2.0 V to 5.5 V operation.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All output.

📥 Download Datasheet

Datasheet preview – HD74LV595A

Datasheet Details

Part number HD74LV595A
Manufacturer Renesas
File Size 105.08 KB
Description 8-bit Shift Registers
Datasheet download datasheet HD74LV595A Datasheet
Additional preview pages of the HD74LV595A datasheet.

📁 Similar Datasheet

  • HD74LV595A - 8-bit Shift Registers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV540A - Octal Inverted Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV541A - Octal Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV573A - Octal D-type Transparent Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV574A - Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV00A - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74LV02A - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74LV04A - Hex Inverters (Hitachi Semiconductor)
  • HD74LV05A - Hex Inverters with Open Drain Outputs (Hitachi Semiconductor)
  • HD74LV06A - Hex Inverter Buffers / Drivers with Open Drain Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74LV595A 8-bit Shift Registers with 3-state Outputs REJ03D0335–0200Z (Previous ADE-205-281 (Z)) Rev.2.00 Jun. 28, 2004 Description This device each contains an 8-bit serial-in, parallel-out shift registers that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading. Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.
Published: |