HD74HC73 flip-flops equivalent, dual j-k flip-flops.
* High Speed Operation: tpd (Clock to Q) = 18 ns typ (CL = 50 pF)
* High Output Current: Fanout of 10 LSTTL Loads
* Wide Operating Voltage: VCC = 2 to 6 V
The flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each flip-flop has independent, J, K, clock, and clear inputs and Q and Q outputs. Clear is independent of the clock and accompli.
Image gallery
TAGS
Download (Size : 225.10KB)