Datasheet4U Logo Datasheet4U.com

HD74HC259 - 8-bit Addressable Latch

Datasheet Summary

Description

The HD74HC259 has a single data input (D), 8 latch outputs (Q0-Q7), 3 address inputs (A, B, and C), a common enable input (E), and a common clear input.

📥 Download Datasheet

Datasheet preview – HD74HC259

Datasheet Details

Part number HD74HC259
Manufacturer Renesas
File Size 96.70 KB
Description 8-bit Addressable Latch
Datasheet download datasheet HD74HC259 Datasheet
Additional preview pages of the HD74HC259 datasheet.

📁 Similar Datasheet

  • HD74HC259 - 8-bit Addressable Latch (Hitachi Semiconductor)
  • HD74HC251 - 1 of 8 Data Selectors/Multiplexers (with 3-state outputs) (Hitachi Semiconductor)
  • HD74HC253 - Dual 4-to-1-line Data Selectors/Multiplexers (with 3-state outputs) (Hitachi Semiconductor)
  • HD74HC257 - Quad. 2-to-1-line Data Selectors/Multiplexers(with noninverted 3-state outputs) (Hitachi Semiconductor)
  • HD74HC258 - Quad. 2-to-1-line Data Selectors/Multiplexers (Hitachi Semiconductor)
  • HD74HC20 - Dual 4-input NAND Gates (Hitachi Semiconductor)
  • HD74HC21 - Dual 4-input AND Gates (Hitachi Semiconductor)
  • HD74HC221 - Dual Monostable Multivibrators (with Schmitt Trigger Input) (Hitachi Semiconductor)
  • HD74HC237 - 3-to-8-line Decoder/Demultiplexer with Address Latch (Hitachi Semiconductor)
  • HD74HC238 - 3-to-8-line Decoder/Demultiplexer (Hitachi Semiconductor)
Other Datasheets by Renesas
  • HD74HC251 - 1 of 8 Data Selectors/Multiplexers
  • HD74HC253 - Dual 4-to-1-line Data Selectors/Multiplexers
  • HD74HC257 - Quad. 2-to-1-line Data Selectors/Multiplexers
  • HD74HC258 - Quad. 2-to-1-line Data Selectors/Multiplexers
  • HD74HC20 - Dual 4-input NAND Gates
  • HD74HC21 - Dual 4-input AND Gates
  • HD74HC221 - Dual Monostable Multivibrators
  • HD74HC237 - 3-to-8-line Decoder/Demultiplexer

Full PDF Text Transcription

Click to expand full text
HD74HC259 8-bit Addressable Latch REJ03D0603–0200 (Previous ADE-205-480) Rev.2.00 Jan 31, 2006 Description The HD74HC259 has a single data input (D), 8 latch outputs (Q0-Q7), 3 address inputs (A, B, and C), a common enable input (E), and a common clear input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B and C inputs. When enable is taken low the data flows through to the addressed output. The data is stored when enable transitions from low to high. All unaddressed latches will remain unaffected. With enable in the high state the device is deselected, and all latches remain in their previous state, unaffected by changes on the data or address inputs.
Published: |