Datasheet4U Logo Datasheet4U.com

HD74HC174 - Hex D-type Flip-Flops

Description

This device contains 6 master-slave flip-flops with a common clock and common clear.

Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the clock input.

The clear input when low, sets all outputs to a low state.

Features

  • High Speed Operation: tpd (Clock to Q) = 15 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC174P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC174FPEL SOP-16 pin (JEITA) PRSP0016DH-.

📥 Download Datasheet

Datasheet preview – HD74HC174

Datasheet Details

Part number HD74HC174
Manufacturer Renesas
File Size 89.87 KB
Description Hex D-type Flip-Flops
Datasheet download datasheet HD74HC174 Datasheet
Additional preview pages of the HD74HC174 datasheet.

📁 Similar Datasheet

  • HD74HC174 - Hex D-type Flip-Flops (with Clear) (Hitachi Semiconductor)
  • HD74HC173 - 4-bit D-type Register (Hitachi Semiconductor)
  • HD74HC175 - Quad. D-typ Flip-Flops (with Clear) (Hitachi Semiconductor)
  • HD74HC10 - Triple 3-input NAND Gates (Hitachi Semiconductor)
  • HD74HC107 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC108 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC109 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC11 - Triple 3-input AND Gates (Hitachi Semiconductor)
  • HD74HC112 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC113 - Dual J-K Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC174 Hex D-type Flip-Flops (with Clear) REJ03D0584-0300 Rev.3.00 Jan 31, 2006 Description This device contains 6 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the clock input. The clear input when low, sets all outputs to a low state.
Published: |