Datasheet4U Logo Datasheet4U.com

HD74HC151 - 1-of-8-line Data Selector/Multiplexer

General Description

HD74HC151 selects one of the 8 data sources, depending on the address presented on the A, B and C inputs.

Key Features

  • both true (Y) and complement (W) outputs. The strobe input must be at a low logic level to enable this multiplexer. A high logic level at the strobe forces the W output high and the Y output low. Features.
  • High Speed Operation: tpd (Any D to Y or W) = 18 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 2.

📥 Download Datasheet

Datasheet Details

Part number HD74HC151
Manufacturer Renesas
File Size 197.77 KB
Description 1-of-8-line Data Selector/Multiplexer
Datasheet download datasheet HD74HC151 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC151 1 of-8-line Data Selector/Multiplexer Hitachi Semiconductor
HD74HC152 1-of-8-line Data Selector/Multiplexer Hitachi Semiconductor
HD74HC153 Dual 4-to-1-line Data Selectors/Multiplexers Hitachi Semiconductor
HD74HC154 4-to-16-line Decoder/Demultiplexer Hitachi Semiconductor
HD74HC155 Dual 2-to-4-line Decoders/Demultiplexers Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC152 1-of-8-line Data Selector/Multiplexer
HD74HC153 Dual 4-to-1-line Data Selectors/Multiplexers
HD74HC155 Dual 2-to-4-line Decoders/Demultiplexers
HD74HC157 Quad. 2-to-1-line Data Selectors / Multiplexers
HD74HC158 Quad. 2-to-1-line Data Selectors / Multiplexers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC151 1-of-8-line Data Selector/Multiplexer REJ03D0575-0200 (Previous ADE-205-449) Rev.2.00 Oct 11, 2005 Description HD74HC151 selects one of the 8 data sources, depending on the address presented on the A, B and C inputs. It features both true (Y) and complement (W) outputs. The strobe input must be at a low logic level to enable this multiplexer. A high logic level at the strobe forces the W output high and the Y output low.