Datasheet4U Logo Datasheet4U.com

HD74HC107 - Dual J-K Flip-Flops

General Description

This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse.

Each one has independent J, K, clock, and clear inputs and Q and Q outputs.

Clear is independent of the clock and accomplished by a low level on the input.

Key Features

  • High Speed Operation: tpd (Clock to Q) = 19 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC107P DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74HC107FPEL SOP-14 pin (JEITA) PRSP0014DF-.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC107 Dual J-K Flip-Flops Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74HC10 Triple 3-input NAND Gates
HD74HC108 Dual J-K Flip-Flops
HD74HC109 Dual J-K Flip-Flops
HD74HC11 Triple 3-input AND Gates
HD74HC112 Dual J-K Flip-Flops
HD74HC113 Dual J-K Flip-Flops
HD74HC123A Dual Retriggerable Monostable Multivibrators
HD74HC125 Quad. Bus Buffer Gates
HD74HC126 Quad. Bus Buffer Gates
HD74HC131 3-to-8-line Decoder/Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC107 Dual J-K Flip-Flops (with Clear) REJ03D0559-0200 (Previous ADE-205-432) Rev.2.00 Oct 06, 2005 Description This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each one has independent J, K, clock, and clear inputs and Q and Q outputs. Clear is independent of the clock and accomplished by a low level on the input.