HD74CDC2510B driver equivalent, 3.3-v phase-lock loop clock driver.
The HD74CDC2510B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifical.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 216.21KB)