Datasheet4U Logo Datasheet4U.com

8SLVD1212 - LVDS fanout buffer

Description

The 8SLVD1212 is a high-performance differential LVDS fanout buffer.

The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals.

The 8SLVD1212 is characterized to operate from a 2.5V power supply.

Features

  • Twelve low skew, low additive jitter LVDS output pairs.
  • Two selectable, differential clock input pairs.
  • Differential PCLK, nPCLK pairs can accept the following differential input levels: LVDS, LVPECL, CML.
  • Maximum input clock frequency: 2GHz (maximum).
  • LVCMOS/LVTTL interface levels for the control input select pins.
  • Output skew: 40ps (maximum).
  • Propagation delay: 310ps (typical).
  • Low additive phase jitter, RMS; fREF = 156.25MHz, 10kHz to 20MHz: 77fs (typi.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
8SLVD1212 LVDS Output Fanout Buffer IDT
8SLVD1204-33 LVDS Output Fanout Buffer IDT
8SLVD2102 LVDS Output Fanout Buffer IDT
8SLVD2104 LVDS Output Fanout Buffer IDT
8SLVP1204 LVPECL Output Fanout Buffer IDT

Other Datasheets by Renesas

Part Number Description
8SLVD1204 LVDS Output Fanout Buffer
8SLVD2102 Dual 1:2 LVDS Output Fanout Buffer
8SLVP1102 2.5V LVPECL Output Fanout Buffer
8SLVP1204 LVPECL Output Fanout Buffer
8SLVP1208 LVPECL Output Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
1:12, LVDS Output Fanout 8SLVD1212 Datasheet Description The 8SLVD1212 is a high-performance differential LVDS fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The 8SLVD1212 is characterized to operate from a 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the device ideal for clock distribution applications that demand well-defined performance and repeatability. Two selectable differential inputs and twelve low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The 8SLVD1212 is optimized for low power consumption and low additive phase noise.
Published: |