logo

873996 Datasheet, Renesas

873996 delay/multiplier/divider equivalent, differential-to-3.3v lvpecl zero delay/multiplier/divider.

873996 Avg. rating / M : 1.0 rating-12

datasheet Download (Size : 503.71KB)

873996 Datasheet

Features and benefits


* Six differential 3.3V LVPECL outputs
* Selectable differential clock inputs
* CLKx, nCLKx pair can accept the following differential input levels: LVPECL, L.

Application

that utilize 1G or 10G Ethernet or 1G/4G/10G Fibre Channel. FEATURES
* Six differential 3.3V LVPECL outputs
* S.

Description

The 873996 is a Zero Delay/Multiplier/Divider with hitless input clock switching capability and a member of the family of low jitter/phase noise devices from IDT. The 873996 is ideal for use in redundant, fault tolerant clock trees where low phase no.

Image gallery

873996 Page 1 873996 Page 2 873996 Page 3

TAGS

873996
Differential-to-3.3V
LVPECL
Zero
Delay
Multiplier
Divider
Renesas

Manufacturer


Renesas (https://www.renesas.com/)

Related datasheet

8731AE

8732-01

87331-1820

87331-xxxx

87332I-01

8735-31

87002-02

87016I

8705I

87196CA

87196CB

8724E

87267-2450

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts