Datasheet4U.com

854S057 - 4:1 or 2:1 LVDS Clock Multiplexer

Product Overview

Renesas

📥 Download Datasheet

854S057 4:1 or 2:1 LVDS Clock Multiplexer by Renesas - Datasheet Preview — Datasheet preview – 854S057

Datasheet Details

Part number	854S057
Manufacturer	Renesas
File Size	451.34 KB
Description	4:1 or 2:1 LVDS Clock Multiplexer
Datasheet	854S057 Datasheet
Additional preview pages of the 854S057 datasheet.

Product details

Description

The 854S057 is a 4:1 or 2:1 LVDS Clock Multiplexer which can operate up to 2GHz.

Features

High speed differential multiplexer. The device can be configured as either a 4:1 or 2:1 multiplexer.
One LVDS output pair.
Four selectable PCLK, nPCLK inputs with internal termination.
PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL.
Maximum output frequency: 2GHz.
Part-to-part skew: 200ps (maximum).
Propagation delay: 650ps (maximum).
Additive phase jitter, RMS: 0.047ps (typ.

📁 Similar Datasheet

854S057B - 4:1 or 2:1 LVDS Clock Multiplexer (IDT)
854S006I - Differential-to-LVDS Fanout Buffer (IDT)
8540 - Numeric Displays (Excel)
8540xxx - Numeric Displays (Excel)
854651 - Low-Loss filter (Sawtek)
854654 - Low-Loss Filter (Sawtek)
854655 - Low-Loss Filter (Sawtek)
854657 - Bandpass filter (Sawtek)

Other Datasheets by Renesas

854S006 - Differential-to-LVDS Fanout Buffer
854S01I - 2:1 Differential-to-LVDS Multiplexer

Published: Aug 8, 2020 |