logo

621S Datasheet, Renesas

621S buffer equivalent, low skew 1 to 4 clock buffer.

621S Avg. rating / M : 1.0 rating-11

datasheet Download (Size : 377.33KB)

621S Datasheet

Features and benefits


* Low additive phase jitter RMS: 50fs
* Extremely low skew outputs (50ps)
* Low cost clock buffer
* Packaged in 8-pin SOIC and 8-pin DFN, Pb-free
* In.

Description

The 621S is a low cost, high-speed single input to four output clock buffer. The 621S has best in class Additive Phase Jitter of sub 50fsec. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clo.

Image gallery

621S Page 1 621S Page 2 621S Page 3

TAGS

621S
Low
Skew
Clock
Buffer
Renesas

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts