Datasheet4U Logo Datasheet4U.com

QT2020 - 10 Gb/s Ethernet PHY Transceiver Chip

Datasheet Summary

Features

  • that facilitate the design of 10 Gb/s Ethernet fiber-optic modules. WHAT IT DOES: The QT2020 converts a 10 Gb/s serial data stream into four 3.125 Gb/s serial lanes via the IEEE specified XAUI (10 Gb/s attachment unit interface) data bus. Superior jitter tolerance allows the designer to allocate jitter budget elsewhere in the module design. On-chip clock generation means no need for external VCXOs, so fewer external components are required. The QT2020 has an adjustable fiber side output signaling r.

📥 Download Datasheet

Datasheet preview – QT2020

Datasheet Details

Part number QT2020
Manufacturer Quake Technologies
File Size 157.78 KB
Description 10 Gb/s Ethernet PHY Transceiver Chip
Datasheet download datasheet QT2020 Datasheet
Additional preview pages of the QT2020 datasheet.

📁 Similar Datasheet

  • QT220 - 2 KEY QTOUCH SENSOR IC (QUANTUM)
  • QT240 - 4 KEY QTOUCH SENSOR IC (QUANTUM)
  • QT240-ISSG - 4 KEY QTOUCH SENSOR IC (Quantum)
  • QT24A01 - 10/100/1000 Base-T Single Port Transformer Module (TNK)
  • QT24A03 - 1000 Base-T Single Port Transformer Module (TNK)
  • QT24A12 - 10/100/1000Base-T Single Port Transformer Module (TNK)
Other Datasheets by Quake Technologies
  • QT2021 - 10 Gb/s Ethernet And Fibre Channel PHY Transceiver Chip

Full PDF Text Transcription

Click to expand full text
THE HIGHL Y INTEGRATED SINGLE-CHIP QT2020 LOWERS COST , REDUCES POWER AND IMPROVES RELIABILITY WHILE OFFERING UNPRECEDENTED 10 GB/S PERFORMANCE AND SUPERB JITTER TOLERANCE. ADVANCED www.DataSheet4U.com PRODUCT SHEET QT2020 10 GB/S ETHERNET TRANSCEIVER WITH XAUI INTERFACE FOR IEEE 802.3AE COMPLIANT LAN/MAN APPLICATIONS WHAT IT GIVES YOU: An array of well-planned, high-performance features that facilitate the design of 10 Gb/s Ethernet fiber-optic modules. WHAT IT DOES: The QT2020 converts a 10 Gb/s serial data stream into four 3.125 Gb/s serial lanes via the IEEE specified XAUI (10 Gb/s attachment unit interface) data bus. Superior jitter tolerance allows the designer to allocate jitter budget elsewhere in the module design.
Published: |