HYS72T64020HP modules equivalent, 240-pin registered ddr2 sdram modules.
* Programmable CAS Latencies (3, 4 and 5), Burst Length (4 & 8) and Burst Type
* Auto Refresh (CBR) and Self Refresh
* Average Refresh Period 7.8 µs at a T lo.
devices and a PLL for the clock distribution. This reduces capacitive loading to the system bus, but adds one cycle to the SDRAM timing. Decoupling capacitors are mounted on the PCB board. The DIMMs feature serial presence detect based on a serial E².
Image gallery
TAGS
Download