* Detects errors on the channel and reports them to the host memory controller.
* Automatic DDR2 DRAM Bus Calibration.
* Automatic Channel Calibration.
* .

* two rank 512M × 72 module organization, and 256M × 4, 128M × 4 chip organization
* Standard Double-Data-Rate-.

controller and / or the adjacent DIMMs on a system board using an Industry Standard High-Speed Differential Point-toPoint Link Interface at 1.5 V. The Advanced Memory Buffer also allows buffering of memory traffic to support large memory capacities. .

HYS72T512420EFA-25F-C

HYS72T512422HFN-3.7-A

HYS72T512422HFN-3S-A

HYS72T512020HR-3.7-A

HYS72T512020HR-5-A

HYS72T512022EP-3.7-B

HYS72T512022EP-3S-B

HYS72T512022HFN-3.7-A

HYS72T512022HR-3.7-A

HYS72T512022HR-3S-A

HYS72T512022HR-5-A

HYS72T512122HFN-3.7-A

HYS72T512341HHP-3.7-B

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts