Datasheet4U Logo Datasheet4U.com

HYB39S128400FEL Datasheet 128-MBit Synchronous DRAM

Manufacturer: Qimonda

Download the HYB39S128400FEL datasheet PDF. This datasheet also includes the HYB39S128160FE variant, as both parts are published together in a single manufacturer document.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HYB39S128160FE_Qimonda.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number HYB39S128400FEL
Manufacturer Qimonda
File Size 1.39 MB
Description 128-MBit Synchronous DRAM
Datasheet download datasheet HYB39S128400FEL Datasheet

Overview

October 2007 www.DataSheet4U.com HYB39S128400F[E/T](L) HY[B/I]39S128800F[E/T](L) HY[B/I]39S128160F[E/T](L) HYB39S 128407 F E 128-MBit Synchronous DRAM Green Product SDRAM Data Sheet Rev.

1.32 Data Sheet www.DataSheet4U.com HY[B/I]39S128[40/80/16][0/7]F[E/T](L) 128-MBit Synchronous DRAM HYB39S128400F[E/T](L), HY[B/I]39S128800F[E/T](L), HY[B/I]39S128160F[E/T](L) Revision History: 2007-10, Rev.

1.32 Page All 23 13 15 19 19 22 22 15 21 22 4 Subjects (major changes since last revision) Adapted Internet Version Corrected number of refresh cycles Corrected operation command "Power Down / Clock suspend ...” in truth table Corrected text to "After the mode register is set a NOP command is required" Corrected text to "One clock delay is required for mode entry and exit", chapter 3.5 Corrected the line "Input Capacitances: CK" in table 10, chapter 4 Corrected tCK MIN in table 14 Corrected CLE setup time in table 14 Corrected mode register definition IDD for low power option 0.8 mA “Transition time” replaced by “Transition Time of Clock (Rise and Fall)” Added HYI39S128800FT-7, HYI39S128800FE-7, HYI39S128160FT-7, HYI39S128160FE-7 and HYB39S128407FE-7 Previous Revision: 2007-06, Rev.

Key Features

  • Data Mask for Read / Write control (x4, x8) Data Mask for Byte Control (x16) Auto Refresh (CBR) and Self Refresh Power Down and Clock Suspend Mode 4096 refresh cycles / 64 ms (15.6 μs) Random Column Address every CLK (1-N Rule) Single 3.3 V ± 0.3 V Power Supply LVTTL Interface Plastic Packages: P(G).
  • TSOPII.
  • 54 400 mil width This chapter lists all main features of the product family HY[B/I]39.