logo

HYB25DC256163CE-5 Datasheet, Qimonda

HYB25DC256163CE-5 sgram equivalent, 256-mbit double-data-rate sgram.

HYB25DC256163CE-5 Avg. rating / M : 1.0 rating-11

datasheet Download

HYB25DC256163CE-5 Datasheet

Features and benefits

of the product family HYB25DC256163CE and the ordering information. 1.1 Features
* Double data rate architecture: two data transfers per clock cycle
* Bidirectio.

Description

The 256-Mbit Double-Data-Rate SGRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM. The 256-Mbit Double-Data-Rate SGRAM uses a double-data-rate architecture to achieve .

Image gallery

HYB25DC256163CE-5 Page 1 HYB25DC256163CE-5 Page 2 HYB25DC256163CE-5 Page 3

TAGS

HYB25DC256163CE-5
256-Mbit
Double-Data-Rate
SGRAM
HYB25DC256163CE-4
HYB25DC256163CE-6
HYB25DC256160C
Qimonda

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts