File Size : 101.43KB ·
1 hits
• Digital design avoids analog compensation errors
• Easily cascadable for higher order loops
• Useful frequency range:
– DC to 55 MHz typical (K-clock)
– DC to 35 MHz typical (I/D-clock)
• Dynamically variable bandwidth
• Very narrow bandwidth attainable
• Power-on reset
• Output capability: standa.
