PLL520-70 Datasheet PDF - PhaseLink Corporation CMOS Low Phase Noise VCXO Specs

PLL520-70 - CMOS Low Phase Noise VCXO

Datasheet Summary

Description

PLL520-70 is a VCXO IC specifically designed to pull frequency fundamental crystals from 45MHz to 90MHz, with CMOS outputs.

Its design was optimized to tolerate higher limits of interelectrodes capacitance and bonding capacitance to improve yield.

Features

45MHz to 90MHz Fundamental Mode Crystal. Output range: 45MHz.
90MHz (no PLL). CMOS outputs. Integrated variable capacitors. Supports 3.3V-Power Supply. Available in die form. Thickness 10 mil. 27 15 28 14 62 mil 13 29 12 11 30.

Datasheet Details

Part number	PLL520-70
Manufacturer	PhaseLink Corporation
File Size	120.97 KB
Description	CMOS Low Phase Noise VCXO
Datasheet	PLL520-70 Datasheet
Additional preview pages of the PLL520-70 datasheet.

📁 Similar Datasheet

PLL52C59-14A - System Clock Generator (PhaseLink)

PLL52C59-14T - System Clock Generator (PhaseLink)

PLL52C61-01HA - Pentium/SDRAM Clock Generator (PhaseLink)

PLL52C61-21HA - Pentium/SDRAM Clock Generator (PhaseLink)

PLL52C61-23 - Pentium/SDRAM Clock Generator (PhaseLink)

PLL52C63-01 - Pentium/SDRAM Clock Generator (PhaseLink)

PLL52C64-06 - Clock Generator (PhaseLink)

PLL500-17 - Low Phase Noise VCXO (17MHz to 36MHz) (ETC)

PLL502-02 - Low Phase Noise VCXO (24MHz to 50MHz) (ETC)

PLL0210A - PHASE LOCKED LOOP (Z-Communications)

Full PDF Text Transcription

Click to expand full text

Preliminary www.DataSheet4U.com PLL520-70 CMOS Low Phase Noise VCXO (for 45-90MHz Fund Xtal) DIE CONFIGURATION 65 mil (1550,1475) 19 18 17 16 25 26 24 23 22 21 20 FEATURES • • • • • • • 45MHz to 90MHz Fundamental Mode Crystal. Output range: 45MHz – 90MHz (no PLL). CMOS outputs. Integrated variable capacitors. Supports 3.3V-Power Supply. Available in die form. Thickness 10 mil. 27 15 28 14 62 mil 13 29 12 11 30 DESCRIPTIONS 31 10 9 1 2 3 4 5 6 7 8 PLL520-70 is a VCXO IC specifically designed to pull frequency fundamental crystals from 45MHz to 90MHz, with CMOS outputs. Its design was optimized to tolerate higher limits of interelectrodes capacitance and bonding capacitance to improve yield. It achieves very low current into the crystal resulting in better overall stability.

Published: Feb 6, 2009 |