Datasheet4U.com

PLL130-68 - High Speed Translator Buffers

PhaseLink Corporation

📥 Download Datasheet

PLL130-68 Datasheet Preview — Preview of PLL130-68 PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	PLL130-68
Manufacturer	PhaseLink Corporation
File Size	257.51 KB
Description	High Speed Translator Buffers
Datasheet	PLL130-68_PhaseLinkCorporation.pdf

PLL130-68 Product details

Description

The PLL130-68 and PLL130-69 are low cost, high performance, high speed, translator buffers that reproduce any input frequency from DC to 1.0GHz.

Features

Differential PECL (PLL130-68) or LVDS (PLL130-69) output.
Accepts any single-ended REFIN input (with as low as 100mV swing).
Internal AC coupling of REFIN.
Input range from 1.0MHz to 1.0 GHz.
No Vref required. www. DataSheet4U. com.
No external current source required.
2.5 to 3.3V operation.
Available in 3x3mm QFN.
PIN.

📁 PLL130-68 Similar Datasheet

PLL1000A - PHASE LOCKED LOOP (Z-Communications)
PLL1070A - PHASE LOCKED LOOP (Z-Communications)
PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)

Other Datasheets by PhaseLink Corporation

PLL130-69 - High Speed Translator Buffers
PLL130-05 - High Speed Translator Buffer to PECL
PLL130-07 - High Speed Translator Buffer to CMOS
PLL130-08 - High Speed Translator Buffer to PECL
PLL130-09 - High Speed Translator Buffer to LVDS
PLL102-03 - Low Skew Output Buffer

Published: Oct 28, 2008 |