900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






PhaseLink Corporation

PLL130-05 Datasheet Preview

PLL130-05 Datasheet

High Speed Translator Buffer to PECL

No Preview Available !

PLL130-05
High Speed Translator Buffer to PECL (Enable Low)
FEATURES
Differential PECL output
Single AC coupled input (min. 100mV swing).
Input range from DC to 1.0 GHz.
2.5V to 3.3V operation.
Available in 3x3mm QFN.
www.DataSheet4U.com
DESCRIPTION
PIN CONFIGURATION
(TOP VIEW)
GND
GND
GND
OEV
12
13
11 10
9
8
14 PLL130-05 7
15 6
16
1
2
3
45
PECL_BAR
VDD
PECL
GND
The PLL130-05 is a low cost, high performance,
high speed, buffer that reproduces any input fre-
quency from DC to 1.3GHz. It provides one pair
of differential PECL outputs. Any input signal
with at least 100mV swing can be used as refer-
ence signal. This chip is ideal for conversion
from sine wave, TTL, CMOS, or LVDS to PECL.
Note: V denotes internal pull down
BLOCK DIAGRAM
REF_IN
Input
Amplifier
PECL_BAR
PECL
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/09/04 Page 1




PhaseLink Corporation

PLL130-05 Datasheet Preview

PLL130-05 Datasheet

High Speed Translator Buffer to PECL

No Preview Available !

PIN DESCRIPTIONS
Name
GND
VDD
3x3mm QFN
Pin number
1,2,4,5,
9,13,14,15
7,10,11,12
REF_IN
3
PECL
PECL_BAR
www.DataSheet4U.com
OE
6
8
16
PLL130-05
High Speed Translator Buffer to PECL (Enable Low)
Type
P
P
I
O
O
I
Description
Ground.
Power supply.
Reference input signal. The frequency of this signal will be reproduced
at the output (after translation to PECL level).
PECL True output.
PECL Complementary output.
Output enable (‘0’ for enable).
Internal pull-down (default is ‘0’).
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
SYMBOL
MIN.
MAX.
UNITS
Supply Voltage
Input Voltage, dc
Output Voltage, dc
Storage Temperature
Ambient Operating Temperature*
Junction Temperature
Lead Temperature (soldering, 10s)
ESD Protection, Human Body Model
VDD 4.6 V
VI
-0.5 VDD+0.5
V
VO
-0.5 VDD+0.5
V
TS -65 150 °C
TA -40 85 °C
TJ 125 °C
260 °C
2 kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other
conditions above the operational limits noted in this specification is not implied.
* Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.
2. AC Specification
PARAMETERS
Input Frequency
Input signal swing
Output Frequency
Output Rise Time
Output Fall Time
CONDITIONS
REF_IN input
0.8V to 2.0V with no load
2.0V to 0.8V with no load
MIN.
0
100
0
TYP.
MAX.
1000
1000
1.5
1.5
UNITS
MHz
mV
MHz
ns
ns
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/09/04 Page 2


Part Number PLL130-05
Description High Speed Translator Buffer to PECL
Maker PhaseLink Corporation
Total Page 4 Pages
PDF Download

PLL130-05 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 PLL130-05 High Speed Translator Buffer to PECL
PhaseLink Corporation
2 PLL130-07 High Speed Translator Buffer to CMOS
PhaseLink Corporation
3 PLL130-08 High Speed Translator Buffer to PECL
PhaseLink Corporation
4 PLL130-09 High Speed Translator Buffer to LVDS
PhaseLink Corporation





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy