Datasheet4U Logo Datasheet4U.com

PLL650-08 Datasheet Network LAN Clock Source

Manufacturer: PhaseLink

Datasheet Details

Part number PLL650-08
Manufacturer PhaseLink
File Size 339.01 KB
Description Network LAN Clock Source
Datasheet download datasheet PLL650-08 Datasheet

General Description

S The PLL 650-08 is a low cost, low jitter, and high performance clock synthesizer.

With PhaseLink’s proprietary analog Phase Locked Loop techniques, the chip accepts 25MHz crystal, and produces multiple output clocks for networking chips, and ASICs.

BLOCK DIAGRAM XIN XOUT XTAL OSC w w w t a .D Control Logic S a e h U 4 t e .c m o 100MHz 125MHz 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 w w w .D a S a t e e h U 4 t m o .c Rev 07/15/02 Page 1 PRELIMINARY PLL650-08 Network LAN Clock Source PIN DESCRIPTIONS Name XIN XOUT 125MHz 100MHz VDD GND Number 1 2 5 7 4,8 3,6 Type I O O O P P Description 25MHz fundamental crystal input (20pF C L parallel resonant).

Key Features

  • w w Full CMOS output swing with 40-mA output drive capability. 25-mA output drive at TTL level. Advanced, low power, sub-micron CMOS processes. 25MHz fundamental crystal or clock input. 1 output fixed at 100MHz , 1 output fixed at 125MHz . Zero PPM synthesis error in all clocks. Ideal for Network switches. 3.3V operation. Available in 8-Pin 150mil SOIC. at . D w h S a t e e 4U m o . c.