Datasheet4U Logo Datasheet4U.com

PT7C4512 - PLL Clock Multiplier

Description

Zero ppm multiplication error Input crystal frequency of 5 - 40 MHz Input clock frequency of 4 - 50 MHz Output clock frequencies up to 200 MHz Low period jitter 80ps (100~200MHz) Duty cycle of 45/55% of output clock up to 160MHz 9 selectable frequencies con

📥 Download Datasheet

Datasheet preview – PT7C4512

Datasheet Details

Part number PT7C4512
Manufacturer Pericom Semiconductor
File Size 221.72 KB
Description PLL Clock Multiplier
Datasheet download datasheet PT7C4512 Datasheet
Additional preview pages of the PT7C4512 datasheet.
Other Datasheets by Pericom Semiconductor

Full PDF Text Transcription

Click to expand full text
PT7C4512 ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| PLL Clock Multiplier Features Description  Zero ppm multiplication error  Input crystal frequency of 5 - 40 MHz  Input clock frequency of 4 - 50 MHz  Output clock frequencies up to 200 MHz  Low period jitter 80ps (100~200MHz)  Duty cycle of 45/55% of output clock up to 160MHz  9 selectable frequencies controlled by S0, S1 pins  Operating voltages of 3.0 to 5.
Published: |