Datasheet4U Logo Datasheet4U.com

PI6LC4840 - Crystal to LVDS/LVCMOS Frequency Synthesizer

Datasheet Summary

Description

The PI6LC4840 is an LC VCO based low phase noise design intended for the most demanding Ethernet applications.

Common Ethernet frequencies of 25MHz and 125MHz are supported, with the 125Mhz having both LVDS and LVCMOS outputs for maximum flexibility.

Features

  • ÎÎ3.3V supply voltage ± 5% ÎÎThree banks of outputs: àà Bank A: 3 25/50MHz pin selectable LVCMOS outputs àà Bank B: 3 125MHz LVCMOS outputs àà Bank C: 3 125MHz LVDS outputs ÎÎ1 25MHz LVCMOS reference clock output (no PLL) ÎÎ25MHz crystal input (SaRonix-eCera P/N FL2500029) ÎÎLow 1ps max 12k-20MHz integrated phase noise design (for 125MHz CMOS and LVDS outputs) ÎÎIndustrial temperature -40°C to 85°C ÎÎPackage (Pb-free & Green) àà 32-contact 5x5mm TQFN (ZH).

📥 Download Datasheet

Datasheet preview – PI6LC4840

Datasheet Details

Part number PI6LC4840
Manufacturer Pericom Semiconductor
File Size 554.77 KB
Description Crystal to LVDS/LVCMOS Frequency Synthesizer
Datasheet download datasheet PI6LC4840 Datasheet
Additional preview pages of the PI6LC4840 datasheet.

📁 Similar Datasheet

  • PI6008K - FHD HDR ISP (Pixelplus)
  • PI6049A - Contact Image Sensor (AMI SEMICONDUCTOR)
  • PI632BZ - MOSFET (UNIKC)
  • PI6C103 - Precision Clock Synthesizer (Pericom Semiconductor Corporation)
  • PI6C106 - Pentium/Pro System Clock Chip (Pericom Semiconductor Corporation)
  • PI6C18551 - 3.3V/5V 1 to 4 Clock Buffer (Pericom Semiconductor Corporation)
  • PI6C2405A - Zero-Delay Clock Buffer (Pericom Semiconductor Corporation)
  • PI6C2408 - 3.3V 4+4 Ouptut Zero-delay Clock Driver (Pericom Semiconductor Corporation)
  • PI6C2409 - Zero-Delay Clock Buffer (Pericom Semiconductor Corporation)
  • PI6C2502 - Phase-Locked Loop Clock Driver (Pericom Semiconductor Corporation)
Other Datasheets by Pericom Semiconductor

Full PDF Text Transcription

Click to expand full text
PI6LC4840 Crystal to LVDS/LVCMOS Frequency Synthesizer Features ÎÎ3.3V supply voltage ± 5% ÎÎThree banks of outputs: àà Bank A: 3 25/50MHz pin selectable LVCMOS outputs àà Bank B: 3 125MHz LVCMOS outputs àà Bank C: 3 125MHz LVDS outputs ÎÎ1 25MHz LVCMOS reference clock output (no PLL) ÎÎ25MHz crystal input (SaRonix-eCera P/N FL2500029) ÎÎLow 1ps max 12k-20MHz integrated phase noise design (for 125MHz CMOS and LVDS outputs) ÎÎIndustrial temperature -40°C to 85°C ÎÎPackage (Pb-free & Green) àà 32-contact 5x5mm TQFN (ZH) Description The PI6LC4840 is an LC VCO based low phase noise design intended for the most demanding Ethernet applications. Common Ethernet frequencies of 25MHz and 125MHz are supported, with the 125Mhz having both LVDS and LVCMOS outputs for maximum flexibility.
Published: |