Datasheet4U Logo Datasheet4U.com

PI6CL10804 - 1:4 Networking Clock Buffer

General Description

The PI6CL10804 is a 1.2V or 1.5V high-speed, low-noise 1:4 non-inverting clock buffer.

The key goal in designing the PI6CL10804 is to target networking applications that require low-skew, low-jitter, and high-frequency clock distribution.

Key Features

  • High-speed, low-noise, non-inverting 1:4 buffer.
  • Maximum Frequency up to 200 MHz.
  • Low output skew < 100ps.
  • Low propagation delay < 3.5ns.
  • Optimized duty cycle.
  • 3.3V tolerent input.
  • 1.2V or 1.5V supply voltage.
  • Packages (Pb-free & Green available): -8-pin SOIC (W).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PI6C103 Precision Clock Synthesizer Pericom Semiconductor Corporation
PI6C106 Pentium/Pro System Clock Chip Pericom Semiconductor Corporation
PI6C18551 3.3V/5V 1 to 4 Clock Buffer Pericom Semiconductor Corporation
PI6C2405A Zero-Delay Clock Buffer Pericom Semiconductor Corporation
PI6C2408 3.3V 4+4 Ouptut Zero-delay Clock Driver Pericom Semiconductor Corporation

Other Datasheets by Pericom Semiconductor (now Diodes Incorporated)

Part Number Description
PI6C105 Precision Clock Synthesizer
PI6C10804 1:4 Networking Clock Buffer
PI6C10806 Low Skew 1:6 Crystal to LVCMOS Clock Buffer
PI6C185-00 Precision 1-7 Clock Buffer
PI6C185-01 Precision 1-5 Clock Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PI6CL10804 1.2V/1.5V, 200MHz, 1:4 Networking Clock Buffer Features • High-speed, low-noise, non-inverting 1:4 buffer • Maximum Frequency up to 200 MHz • Low output skew < 100ps • Low propagation delay < 3.5ns • Optimized duty cycle • 3.3V tolerent input • 1.2V or 1.5V supply voltage • Packages (Pb-free & Green available): -8-pin SOIC (W) Description The PI6CL10804 is a 1.2V or 1.5V high-speed, low-noise 1:4 non-inverting clock buffer. The key goal in designing the PI6CL10804 is to target networking applications that require low-skew, low-jitter, and high-frequency clock distribution. Providing output-to-output skew as low as 100ps, the PI6CL10804 is an ideal clock distribution device for synchronous systems.