Datasheet4U Logo Datasheet4U.com

PACE1750A - CMOS 16-BIT PROCESSOR

Description

The PACE1750A is a general purpose, single chip, 16-bit CMOS microprocessor designed for high performance floating point and integer arithmetic, with extensive real time environment support.

Features

  • Implements the MIL-STD-1750A Instruction Set Architecture Single Chip PACE TechnologyTM CMOS 16-Bit Processor with 32 and 48-Bit Floating Point Arithmetic DAIS Instruction Mix Execution Performance Including Floating Point Arithmetic 1.3 MIPS at 20 MHz 1.9 MIPS at 30 MHz 2.6 MIPS at 40 MHz Integer DAIS Mix Performance 3.9 MIPS at 40 MHz Conventional Integer Processing Mix Performance 5.0 MIPS at 40 MHz Instruction Execution at 40 MHz over the Military Temperature Range 0.10 µsec Integer Add/Sub.

📥 Download Datasheet

Datasheet preview – PACE1750A

Datasheet Details

Part number PACE1750A
Manufacturer PYRAMID
File Size 225.36 KB
Description CMOS 16-BIT PROCESSOR
Datasheet download datasheet PACE1750A Datasheet
Additional preview pages of the PACE1750A datasheet.

📁 Similar Datasheet

  • PAC-130 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC-240 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC-95 - AC POWERLINE TVS COMPONENT (Protek Devices)
  • PAC001 - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC001DTFQR - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC001DTFQT - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002DTFQR - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002DTFQT - P/Active 1% Tolerance Dual Thevenin Termination Network (California Micro Devices Corp)
  • PAC002SPFQ - P/Active 1% Tolerance Seriers/Parallel Termination Network (California Micro Devices Corp)
  • PAC002SPFQF - P/Active 1% Tolerance Seriers/Parallel Termination Network (California Micro Devices Corp)
Other Datasheets by PYRAMID

Full PDF Text Transcription

Click to expand full text
PACE1750A SINGLE CHIP, 15MHz to 40MHz, CMOS 16-BIT PROCESSOR FEATURES Implements the MIL-STD-1750A Instruction Set Architecture Single Chip PACE TechnologyTM CMOS 16-Bit Processor with 32 and 48-Bit Floating Point Arithmetic DAIS Instruction Mix Execution Performance Including Floating Point Arithmetic 1.3 MIPS at 20 MHz 1.9 MIPS at 30 MHz 2.6 MIPS at 40 MHz Integer DAIS Mix Performance 3.9 MIPS at 40 MHz Conventional Integer Processing Mix Performance 5.0 MIPS at 40 MHz Instruction Execution at 40 MHz over the Military Temperature Range 0.10 µsec Integer Add/Sub 0.57 µsec Integer Multiply 0.70 µsec Floating Point Add/Sub 1.
Published: |