Download the PCS3P623Z09B datasheet PDF.
This datasheet also covers the PCS3P623Z05A variant, as both devices belong to the same peak emi reduction ic family and are provided as variant models within a single manufacturer datasheet.
General Description
PCS3P623Z05/09 is a versatile, 3.3 V Zero
delay buffer designed
to distribute Timing
Safe clocks with Peak EMI reduction.
pin version, accepts one reference input and drives out five low
skew Timing
Note: The manufacturer provides a single datasheet file (PCS3P623Z05A-ONSemiconductor.pdf) that lists specifications for multiple related part numbers.
Full PDF Text Transcription for PCS3P623Z09B (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
PCS3P623Z09B. For precise diagrams, and layout, please refer to the original PDF.
PCS3P623Z05A, PCS3P623Z05B, PCS3P623Z09A, PCS3P623Z09B Product Preview TIMING SAFEt Peak EMI Reduction IC Description PCS3P623Z05/09 is a versatile, 3.3 V Zero−delay buff...
View more extracted text
on IC Description PCS3P623Z05/09 is a versatile, 3.3 V Zero−delay buffer designed to distribute Timing−Safe clocks with Peak EMI reduction. PCS3P623Z05 is an eight−pin version, accepts one reference input and drives out five low−skew Timing−Safe clocks. PCS3P623Z09 accepts one reference input and drives out nine low−skew Timing−Safe clocks. PCS3P623Z05/09 has a DLY_CTRL for adjusting the Input−Output clock delay, depending upon the value of capacitor connected at this pin to GND. PCS3P623Z05/09 operates from a 3.3 V supply and is available in two different packages, as shown in the ordering information table, over commerci
PCS3P623Z09B Datasheet
