900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




  ON Semiconductor Electronic Components Datasheet  

PCS3P623Z05A Datasheet

Peak EMI Reduction IC

No Preview Available !

PCS3P623Z05A,
PCS3P623Z05B,
PCS3P623Z09A,
PCS3P623Z09B
Product Preview
TIMING SAFEt Peak EMI
Reduction IC
Description
PCS3P623Z05/09 is a versatile, 3.3 V Zerodelay buffer designed
to distribute TimingSafe clocks with Peak EMI reduction.
PCS3P623Z05 is an eightpin version, accepts one reference input
and drives out five lowskew TimingSafe clocks. PCS3P623Z09
accepts one reference input and drives out nine lowskew
TimingSafe clocks.
PCS3P623Z05/09 has a DLY_CTRL for adjusting the InputOutput
clock delay, depending upon the value of capacitor connected at this
pin to GND.
PCS3P623Z05/09 operates from a 3.3 V supply and is available in
two different packages, as shown in the ordering information table,
over commercial and Industrial temperature range.
Application
PCS3P623Z05/09 is targeted for use in Displays and memory
interface systems.
Features
Clock Distribution with TimingSafe Peak EMI Reduction
Input Frequency Range: 20 MHz 50 MHz
Multiple Low Skew TimingSafe Outputs:
PCS3P623Z05: 5 Outputs
PCS3P623Z09: 9 Outputs
External InputOutput Delay Control Option
Supply Voltage: 3.3 V ± 0.3 V
Commercial and Industrial Temperature Range
Packaging Information:
ASM3P623Z05: 8 pin SOIC, and TSSOP
ASM3P623Z09: 16 pin SOIC, and TSSOP
True Dropin Solution for Zero Delay Buffer, ASM5P2305A / 09A
These Devices are PbFree, Halogen Free/BFR Free and are RoHS
Compliant
This document contains information on a product under development. ON Semiconductor
reserves the right to change or discontinue this product without notice.
http://onsemi.com
TSSOP8
T SUFFIX
CASE 948AL
SOIC8
S SUFFIX
CASE 751BD
TSSOP16
T SUFFIX
CASE 948AN
SOIC16
S SUFFIX
CASE 751BG
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 13 of this data sheet.
© Semiconductor Components Industries, LLC, 2011
August, 2011 Rev. P2
1
Publication Order Number:
PCS3P623Z05/D


  ON Semiconductor Electronic Components Datasheet  

PCS3P623Z05A Datasheet

Peak EMI Reduction IC

No Preview Available !

PCS3P623Z05A, PCS3P623Z05B, PCS3P623Z09A, PCS3P623Z09B
CLKIN
PLL
PCS3P623Z05A/B
CLKIN
PLL MUX
DLY_CTRL
CLKOUT1
CLKOUT2
CLKOUT3
CLKOUT4
PCS3P623Z09A/B
S2 Select
Input
S1 Decoding
Figure 1. General Block Diagrams
DLY_CTRL
CLKOUTA1
CLKOUTA2
CLKOUTA3
CLKOUTA4
CLKOUTB1
CLKOUTB2
CLKOUTB3
CLKOUTB4
Spread Spectrum Frequency Generation
The clocks in digital systems are typically square waves
with a 50% duty cycle and as frequencies increase the edge
rates also get faster. Analysis shows that a square wave is
composed of fundamental frequency and harmonics. The
fundamental frequency and harmonics generate the energy
peaks that become the source of EMI. Regulatory agencies
test electronic equipment by measuring the amount of peak
energy radiated from the equipment. In fact, the peak level
allowed decreases as the frequency increases. The standard
methods of reducing EMI are to use shielding, filtering,
multilayer PCBs, etc. These methods are expensive.
Spread spectrum clocking reduces the peak energy by
reducing the Q factor of the clock. This is done by slowly
modulating the clock frequency. The PCS3P623Z05/09 uses
the center modulation spread spectrum technique in which
the modulated output frequency varies above and below the
reference frequency with a specified modulation rate. With
center modulation, the average frequency is the same as the
unmodulated frequency and there is no performance
degradation.
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero
Delay between input and output. Since the DLY_CTRL pin
is the internal feedback to the PLL, its relative loading can
adjust the inputoutput delay.
For applications requiring zero inputoutput delay, all
outputs, including DLY_CTRL, must be equally loaded.
Even if DLY_CTRL is not used, it must have a capacitive
load equal to that on other outputs, for obtaining zero
inputoutput delay.
TimingSafe Technology
TimingSafe technology is the ability to modulate a clock
source with Spread Spectrum technology and maintain
synchronization with any associated data path.
http://onsemi.com
2


Part Number PCS3P623Z05A
Description Peak EMI Reduction IC
Maker ON Semiconductor
PDF Download

PCS3P623Z05A Datasheet PDF






Similar Datasheet

1 PCS3P623Z05A Timing-Safe Peak EMI reduction IC
PulseCore Semiconductor
2 PCS3P623Z05A Peak EMI Reduction IC
ON Semiconductor
3 PCS3P623Z05B Timing-Safe Peak EMI reduction IC
PulseCore Semiconductor
4 PCS3P623Z05B Peak EMI Reduction IC
ON Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy