900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




  ON Semiconductor Electronic Components Datasheet  

P1P8160A Datasheet

Low Jitter Clock Generator and Peak EMI Reduction IC

No Preview Available !

P1P8160A
Low Jitter Clock Generator
and Peak EMI Reduction IC
Product Description
P1P8160A is a versatile low jitter clock generator and spread
spectrum frequency modulator designed to reduce electromagnetic
interference (EMI) at the clock source, allowing system wide
reduction of EMI of down stream clock and data dependent signals.
The device allows significant system cost savings by reducing the
number of circuit board layers ferrite beads, shielding and other
passive components that are traditionally required to pass EMI
regulations.
P1P8160A modulates the output of a PLL in order to “spread” the
bandwidth of a synthesized clock, and more importantly, decreases the
peak amplitudes of its harmonics. This results in significantly lower
system EMI compared to the typical narrow band signal produced by
oscillators and most frequency generators. Lowering EMI by
increasing a signal’s bandwidth is called ‘spread spectrum clock
generation’.
P1P8160A accepts an input from either a 27 MHz fundamental
Crystal or from an external reference clock and generates a 100 MHz
Spread Spectrum clock. The device also features a 27MHz reference
clock output. Two Trilevel logic pins, SS1% and SS2% enables
selecting one of the eight different frequency deviations along with
SSOFF. Refer to Frequency Deviation Selection table. P1P8160A
operates over a supply voltage range of 3.3 V ± 10%. P1P8160A is
available in a 10 Pin WDFN (3 mm x 3 mm) package, over
temperature range 10°C to +85°C.
Features
LVCMOS Peak EMI Reduction
Input clock Frequency:
27 MHz: External Crystal or Reference Clock
Output clock Frequencies:
100 MHz Spread Spectrum Clock
27 MHz Refout
Two Trilevel Logic Pins for Selecting Eight Different Frequency
Deviations Along with SSOFF
Modulation Rate at 100 MHz: 32 kHz
Low CycleCycle Jitter, LT Jitter
Supply voltage: 3.3 V ± 10%
Temperature Range: 10°C to +85°C
10 Pin WDFN, 3 mm x 3 mm Package
These Devices are PbFree, Halogen Free/BFR Free and are RoHS
Compliant
Application
P1P8160A is targeted for use in a broad range of notebook, desktop
and embedded digital applications.
http://onsemi.com
MARKING
DIAGRAM
1
WDFN10
CASE 511BK
1P
8160A
ALYWG
G
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = PbFree Package
PIN CONFIGURATION
CLKIN/XIN 1
VSS 2
SS2% 3
VDD1 4
ModOUT 5
10 XOUT
9 RefOUT
8 VDD2
7 SS1%
6 VSS
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
© Semiconductor Components Industries, LLC, 2010
October, 2010 Rev. 2
1
Publication Order Number:
P1P8160A/D


  ON Semiconductor Electronic Components Datasheet  

P1P8160A Datasheet

Low Jitter Clock Generator and Peak EMI Reduction IC

No Preview Available !

P1P8160A
VDD1
VDD2
SS1%
SS2%
CLKIN/XIN
XOUT
Crystal
Oscillator
PLL
ModOUT
RefOUT
2
VSS
Figure 1. Block Diagram
Table 1. PIN DESCRIPTION
Pin#
Pin Name
1 CLKIN / XIN
2 VSS
3 SS2%
4 VDD1
5 ModOUT
6 VSS
7 SS1%
8 VDD2
9 RefOUT
10 XOUT
Type
I
P
I
O
P
I
P
O
O
Description
Crystal connection or External Reference Clock Input.
Ground to entire chip
Frequency Deviation Selection. Trilevel logic pin. Has an internal pull down resistor.
Refer to Frequency Deviation Selection table
Supply Voltage for 100 MHz ModOUT
Buffered 100MHz spread spectrum clock output
Ground to entire chip
Frequency Deviation Selection. Trilevel logic pin. Has an internal pull down resistor.
Refer to Frequency Deviation Selection table
Supply Voltage for 27 MHz RefOUT
Buffered reference clock output
Crystal connection. If using an external reference, this pin must be left unconnected.
3 Level Digital Logic
SS1% and SS2% digital inputs are designed to sense 3
different logic levels designated as High “1”, Low “0” and
Middle “M”. With this 3Level digital inputs, 9 different
logic states can be detected.
Use 5k/5k resistor divider at SS1% and SS2% pins from
VDD to VSS to obtain VDD/2, Middle “M” logic level as
shown:
Logic
Control Pins
1 SS1%, SS2% to VDD
M SS1%, SS2%
0
SS1%, SS2% to VSS
(UNCONNECTED)
VDD
VDD
5k
5k
VSS
VSS
http://onsemi.com
2


Part Number P1P8160A
Description Low Jitter Clock Generator and Peak EMI Reduction IC
Maker ON Semiconductor
PDF Download

P1P8160A Datasheet PDF






Similar Datasheet

1 P1P8160A Low Jitter Clock Generator and Peak EMI Reduction IC
ON Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy