900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




  ON Semiconductor Electronic Components Datasheet  

NB7V33M Datasheet

1.8V / 2.5V 10GHz Div By 4 Clock Divider

No Preview Available !

NB7V33M
1.8V / 2.5V, 10GHz ÷4 Clock
Divider with CML Outputs
MultiLevel Inputs w/ Internal Termination
Description
The NB7V33M is a differential B4 Clock divider with
asynchronous reset. The differential Clock inputs incorporate internal
50 W termination resistors and will accept LVPECL, CML and LVDS
logic levels. The NB7V33M produces a ÷4 output copy of an input
Clock operating up to 10 GHz with minimal jitter. The Reset pin is
asserted on the rising edge. Upon powerup, the internal flip*flops
will attain a random state; the Reset allows for the synchronization of
multiple NB7V33M’s in a system. The 16 mA differential CML
output provides matching internal 50 W termination which guarantees
400 mV output swing when externally receiver terminated with 50 W
to VCC.
The NB7V33M is the B4 version of the NB7V32M (B2) and is
offered in a low profile 3 mm x 3 mm 16pin QFN package.
The NB7V33M is a member of the GigaCommfamily of high
performance clock products. Application notes, models, and support
documentation are available at www.onsemi.com.
Features
Maximum Input Clock Frequency > 10 GHz, typical
260 ps Typical Propagation Delay
35 ps Typical Rise and Fall Times
Differential CML Outputs, 400 mV PeaktoPeak, Typical
Operating Range: VCC = 1.71 V to 2.625 V with GND = 0 V
Internal 50 W Input Termination Resistors
Random Clock Jitter < 0.8 ps RMS
QFN16 Package, 3 mm x 3 mm
40ºC to +85°C Ambient Operating Temperature
These are PbFree Devices
http://onsemi.com
1
QFN16
MN SUFFIX
CASE 485G
MARKING
DIAGRAM*
16
1
NB7V
33M
ALYW G
G
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = PbFree Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
R
VTCLK
50 W
CLK
CLK
50 W
VTCLK
RESET
B4
Q0
Q0
VREFAC
VCC
GND
Figure 1. Simplified Logic Diagram
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
© Semiconductor Components Industries, LLC, 2010
January, 2010 Rev. 2
1
Publication Order Number:
NB7V33M/D


  ON Semiconductor Electronic Components Datasheet  

NB7V33M Datasheet

1.8V / 2.5V 10GHz Div By 4 Clock Divider

No Preview Available !

NB7V33M
VCC R VCC VCC
16 15 14 13
Exposed
Pad (EP)
VTCLK 1
CLK 2
CLK 3
VTCLK 4
NB7V33M
12 VCC
11 Q
10 Q
9 VCC
Table 1. TRUTH TABLE
CLK
CLK
R
x xH
Z WL
Z = Low to High Transition
W = High to Low Transition
X = Don’t Care
Q
L
CLK ÷ 4
Q
H
CLK ÷ 4
5 678
VREFAC GND GND GND
Figure 2. Pin Configuration (Top View)
Table 2. PIN DESCRIPTION
Pin Name
I/O
Description
1 VTCLK
Internal 50 W Termination Pin for CLK
2 CLK LVPECL, CML, Noninverted Differential CLK Input. Note 1.
LVDS Input
3 CLK LVPECL, CML, Inverted Differential CLK Input. Note 1.
LVDS Input
4 VTCLK
5 VREFAC
Internal 50 W Termination Pin for CLK
Internally Generated Output Voltage Reference for CapacitorCoupled Inputs, Only
6 GND
Negative Supply Voltage
7 GND
Negative Supply Voltage
8 GND
Negative Supply Voltage
9 VCC
Positive Supply Voltage. Note 2.
10 Q
CML Output Inverted Differential Output
11 Q
CML Output NonInverted Differential Output
12 VCC
Positive Supply Voltage. Note 2.
13 VCC
Positive Supply Voltage. Note 2.
14 VCC
Positive Supply Voltage. Note 2.
15 R LVCMOS Input Asynchronous Reset Input. Internal 75 kW pulldown to GND.
16 VCC
Positive Supply Voltage. Note 2.
EP
The Exposed Pad (EP) on the QFN16 package bottom is thermally connected to the die for
improved heat transfer out of package. The exposed pad must be attached to a heatsinking
conduit. The pad is electrically connected to the die, and must be electrically and thermally con-
nected to GND on the PC board.
1. In the differential configuration when the input termination pins (VTCLK/VTCLK) are connected to a common termination voltage or left open,
and if no signal is applied on CLK/CLK input, then the device will be susceptible to selfoscillation. Q/Q outputs have internal 50 W source
termination resistors.
2. All VCC and GND pins must be externally connected to a power supply for proper operation.
http://onsemi.com
2


Part Number NB7V33M
Description 1.8V / 2.5V 10GHz Div By 4 Clock Divider
Maker ON Semiconductor
PDF Download

NB7V33M Datasheet PDF






Similar Datasheet

1 NB7V33M 1.8V / 2.5V 10GHz Div By 4 Clock Divider
ON Semiconductor





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy