NB3N108K driver equivalent, 3.3v differential 1:8 fanout clock data driver.
* Typical Input Clock Frequency 100, 133, 166, or 400 MHz
* 220 ps Typical Rise and Fall Times
* 800 ps Typical Propagation Delay
* Dtpd 100 ps Maximum Pr.
in mind.
Inputs can directly accept differential LVPECL, LVDS, HCSL signals per Figures 7, 8, and 9. Single−ended LVPECL.
The NB3N108K is a differential 1:8 Clock fanout buffer with
High−speed Current Steering Logic (HCSL) outputs optimized for ultra low propagation delay variation. The NB3N108K is designed with HCSL PCI Express clock distribution and FBDIMM application.
Image gallery
TAGS
Download (Size : 139.91KB)