Datasheet4U Logo Datasheet4U.com

MM74HC595 - 8-Bit Shift Register

General Description

The MM74HC595 high speed shift register utilizes advanced silicon

gate CMOS technology.

TTL loads.

Key Features

  • Low Quiescent Current: 160 mA Maximum (74HC Series).
  • Low Input Current: 1 mA Maximum.
  • 8.
  • Bit Serial.
  • In, Parallel.
  • Out Shift Register with Storage.
  • Wide Operating Voltage Range: 2 V.
  • 6 V.
  • Cascadable.
  • Shift Register has Direct Clear.
  • Guaranteed Shift Frequency: DC to 30 MHz.
  • This Device is Pb.
  • Free and is RoHS Compliant DATA SHEET www. onsemi. com SOIC.
  • 16 CASE 751B.
  • 05 TSSOP.

📥 Download Datasheet

Datasheet Details

Part number MM74HC595
Manufacturer onsemi
File Size 379.82 KB
Description 8-Bit Shift Register
Datasheet download datasheet MM74HC595 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74HC595 8-Bit Shift Registers Fairchild
MM74HC595 8-Bit Shift Registers National Semiconductor
MM74HC594 8-Bit Shift Register with Output Registers Fairchild
MM74HC597 8-Bit Shift Registers with Input Latches Fairchild
MM74HC51 AND-OR-Invert Gate National Semiconductor

Other Datasheets by onsemi

Part Number Description
MM74HC574 3-State Octal D-Type Edge-Triggered Flip-Flop
MM74HC00 Quad 2-Input NAND Gate
MM74HC02 Quad 2-Input NOR Gate
MM74HC04 Hex Inverter
MM74HC08 Quad 2-Input AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
8-Bit Shift Register with Output Latches MM74HC595 General Description The MM74HC595 high−speed shift register utilizes advanced silicon−gate CMOS technology. This device possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS−TTL loads. This device contains an eight−bit serial−in, parallel−out, shift register that feeds an eight−bit D−type storage register. The storage register has eight 3−state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct−overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive−edge triggered clocks.