Datasheet4U Logo Datasheet4U.com

MC100EP210S - Dual Differential LVDS Compatible Clock Driver

Description

The MC100EP210S is a low skew 1 to

designed with LVDS clock distribution in mind.

The LVDS or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDS outputs.

Features

  • 20 ps Typical Output.
  • to.
  • Output Skew.
  • 85 ps Typical Device.
  • to.
  • Device Skew.
  • 550 ps Typical Propagation Delay.
  • The 100 Series Contains Temperature Compensati.

📥 Download Datasheet

Datasheet Details

Part number MC100EP210S
Manufacturer onsemi
File Size 137.36 KB
Description Dual Differential LVDS Compatible Clock Driver
Datasheet download datasheet MC100EP210S Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100EP221 LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP223 Low Voltage 1:22 Differential PECL/HSTL Clock Driver Motorola Semiconductor
MC100EP111 LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100E016 8-Bit Synchronous Binary Up Counter Motorola
MC100E101 Quad 4-Input OR/NOR Gate Motorola

Other Datasheets by onsemi

Part Number Description
MC100EP29 3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop
MC100EP01 3.3V / 5V ECL 4-Input OR/NOR
MC100EP016 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter
MC100EP016A 3.3V ECL 8-Bit Synchronous Binary Up Counter
MC100EP05 3.3V / 5V ECL 2-Input Differential AND/NAND

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC100EP210S 2.5V 1:5 Dual Differential LVDS Compatible Clock Driver Description The MC100EP210S is a low skew 1−to−5 dual differential driver, designed with LVDS clock distribution in mind. The LVDS or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDS outputs. The EP210S specifically guarantees low output−to−output skew. Optimal design, layout, and processing minimize skew within a device and from device to device. Two internal 50 W resistors are provided across the inputs. For LVDS inputs, VTA and VTB pins should be unconnected. For LVPECL inputs, VTA and VTB pins should be connected to the VTT (VCC − 2.0 V) supply.
Published: |