Datasheet4U Logo Datasheet4U.com

MC100EP140 - ECL Phase-Frequency Detector

Description

The MC100EP140 is a three state phase frequency detector intended for phase

locked loop applications which require a minimum amount of phase and frequency difference at lock.

Features

  • 500 ps Typical Propagation Delay.
  • Maximum Frequency > 2.1 GHz Typical.
  • Fully Differential Internally.
  • Advanced High Band Output Swing of 400 mV.
  • Transfer Gain: 1.0 mV/Degree at 1.4 GHz 1.2 mV/Degree at 1.0 GHz.
  • Rise and Fall Time: 100 ps Typical.
  • The 100 Series Contains Temperature Compensation.
  • PECL Mode Operating Range: VCC = 3.0 V to 3.6 V with VEE = 0 V.
  • NECL Mode Operating Range: VCC = 0 V with VEE =.

📥 Download Datasheet

Datasheet Details

Part number MC100EP140
Manufacturer onsemi
File Size 203.61 KB
Description ECL Phase-Frequency Detector
Datasheet download datasheet MC100EP140 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100EP111 LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP221 LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP223 Low Voltage 1:22 Differential PECL/HSTL Clock Driver Motorola Semiconductor
MC100E016 8-Bit Synchronous Binary Up Counter Motorola
MC100E101 Quad 4-Input OR/NOR Gate Motorola

Other Datasheets by onsemi

Part Number Description
MC100EP14 ECL/PECL/HSTL Clock Driver
MC100EP142 ECL 9-Bit Shift Register
MC100EP101 3.3V / 5V ECL Quad 4-Input OR/NOR
MC100EP105 3.3V / 5VECL Quad 2-Input Differential AND/NAND
MC100EP11 3.3V / 5VECL 1:2 Differential Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
3.3V ECL Phase-Frequency Detector MC100EP140 Description The MC100EP140 is a three state phase frequency−detector intended for phase−locked loop applications which require a minimum amount of phase and frequency difference at lock. Since the part is designed with fully differential internal gates, the noise is reduced throughout the circuit, especially at high speeds. The basic operation of a Phase/Frequency Detector (PFD) is to “compare” an incoming signal (feedback) to a set reference signal. When the Reference (R) and Feedback (FB) inputs are unequal in frequency and/or phase, the differential UP (U) and DOWN (D) outputs will provide pulse streams which, when subtracted and integrated, provide an error voltage for control of a VCO.
Published: |