Ground RESET output remains low while VCC is below the reset voltage threshold, and for a reset timeout period after VCC rises above reset threshold.