Datasheet4U Logo Datasheet4U.com

ASM161 - uP Supervisory Circuit

Description

The ASM161 and ASM162 are cost effective, low power supervisory circuits that monitor power supplies in microprocessor, microcontroller and digital systems.

Features

  • M 4.38.
  • Edge Triggered Manual Reset Input.
  • Single Pulse Output.
  • 49 mS Minimum MR Disable Period After Reset.
  • CMOS/TTL Logic or Switch Interface J 4.00 T 3.08 S 2.93 R 2.63.
  • Debounced Input.
  • Low Supply Current Extends Battery Life 6 mA / 15 mA typ/max at 5.5 V 4.5 mA / 10 mA typ/max at 3.6 V.

📥 Download Datasheet

Datasheet Details

Part number ASM161
Manufacturer onsemi
File Size 122.53 KB
Description uP Supervisory Circuit
Datasheet download datasheet ASM161 Datasheet

📁 Similar Datasheet

  • ASM161 - uP Supervisory Circuit (Alliance Semiconductor)
  • ASM162 - uP Supervisory Circuit (Alliance Semiconductor)
  • ASM10 - Analog to digital A/V (12 bit) bridge (AXON)
  • ASM1053 - SuperSpeed USB to SATA Bridge Controller (ASMedia)
  • ASM1061 - PCI Express 2.0 to SATA 6Gbps Controller (ASMedia)
  • ASM1074 - USB3.0 HUB Controller (ASMedia)
  • ASM1083 - PCIE to PCI Bridge (ASMedia)
  • ASM1142 - PCI Express to 2 ports USB3.1 xHCI Host Controller (ASMedia)
  • ASM1153E - USB3.0 to SATA Bridge Controller (ASMedia)
  • ASM1182e - PCI Express Packet Switch (ASMedia)
Other Datasheets by ON Semiconductor
  • ASM162 - uP Supervisory Circuit
  • ASM1232LP - 5V uP Power Supply Monitor and Reset Circuit
  • ASM1232LPS - 5V uP Power Supply Monitor and Reset Circuit
  • ASM1233D - Voltage Supervisors Device
  • ASM1233D-L - Voltage Supervisors Device
  • ASM1233M - Voltage Supervisors Device
  • ASM1810 - Voltage Supervisors Device
  • ASM1816 - Voltage Supervisors Device

Full PDF Text Transcription

Click to expand full text
ASM161, ASM162 mP Supervisory Circuit Description The ASM161 and ASM162 are cost effective, low power supervisory circuits that monitor power supplies in microprocessor, microcontroller and digital systems. If the power supply drops below the reset threshold level, a reset is asserted and remains asserted for at least 800 ms after VCC has risen above the reset threshold. An improved manual reset architecture gives the system designer additional flexibility. The debounced manual reset input is negative edge triggered. The reset pulse period generated by a MR transition is a minimum of 800 ms and a maximum of 2 sec duration. In addition, The MR input signal is blocked for an additional 49 mS minimum after the reset pulse ends.
Published: |