Datasheet4U Logo Datasheet4U.com

MSM5265 - 80-DOT LCD DRIVER

General Description

The MSM5265 is an LCD driver which can directly drive up to 80 segments in the static display mode and up to 160 segments in the 1/2 duty dynamic display mode.

The MSM5265 is fabricated with low power CMOS metal gate technology.

Key Features

  • Supply voltage : 3.0 to 6.0 V Drives LCD of up to 80 segments (in the static display mode) Drives LCD of up to 160 segments (in the 1/2 duty dynamic display mode) Simple interface with microcomputer Bit-to-bit correspondence between input data and output data H: Display ON L: Display OFF Can be cascade-connected Built-in common signal generator Can be synchronized with the exte.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MSM5267B-15 33-BIT VFD SEGMENT DRIVER OKI Electronic Components
MSM5052 Built-in Temperature Circuit and LCD Driver 4-Bit Microcontroller OKI electronic componets
MSM511000A 1M X 1-Bit DRAM OKI Semiconductor
MSM511000C DRAM / FAST PAGE MODE TYPE OKI electronic componets
MSM5114RS 4096-Bit CMOS Static RAM OKI Semiconductor

Other Datasheets by OKI Electric

Part Number Description
MSM5260 80-DOT COMMON/SEGMENT DRIVER
MSM5218 ADPCM Voice Analysis/Synthesis IC
MSM5219B 48-Dot Static LCD Driver
MSM5221 56-DOT STATIC LCD DRIVER
MSM5238 32-DOT LCD COMMON DRIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
E2B0008-27-Y2 ¡ Semiconductor ¡ Semiconductor MSM5265 80-DOT LCD DRIVER This version: Nov. 1997 MSM5265 Previous version: Mar. 1996 GENERAL DESCRIPTION The MSM5265 is an LCD driver which can directly drive up to 80 segments in the static display mode and up to 160 segments in the 1/2 duty dynamic display mode. The MSM5265 is fabricated with low power CMOS metal gate technology. The MSM5265 consists of a 160-stage shift register, 160-bit data latch, 80 pairs of LCD drivers and a common signal generator. The display data is serially input from the DATA-IN pin to the 160-stage shift register synchronized with the CLOCK pulse. The data is shifted into the 160-bit data latch by the LOAD signal.