Datasheet4U Logo Datasheet4U.com

MH0026 - 5 MHz two phase MOS clock driver

General Description

The MH0026/MH0026C is a low cost monolithic high speed two phase MaS clock driver and interface circuit.

Unique circuit design along with advanced processing provide both very high speed operation and the ability to drive large capacitive loads.

Key Features

  • Fast rise and fall tlmes-20 ns with 1000 pF load.
  • High output swing-20V.
  • High output current drive-±1.5 amps.
  • TTL/DTL compatible inputs.
  • High rep rate-5 to 10 MHz depending on load.
  • Low power consumption in MaS "0" state2 mW.
  • Drives to O.4V of GND for RAM address drive The MH.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MH005 Power Modules Tyco
MH04 Micro PowerHall Effect Sensors Standex Meder
MH07N60CT Silicon N-Channel Power MOSFET CITC
MH07N65CT Silicon N-Channel Power MOSFET CITC
MH0810 COMPLEMENTARY EPITAXIAL TRANSISTORS FOR 3-5W AF OUTPUT Micro Electronics

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
MH0026C 5 MHz two phase MOS clock driver
MH0025 two phase MOS clock driver
MH0025C two phase MOS clock driver
MH0007 dc coupled MOS clock driver
MH0007C dc coupled MOS clock driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Memory/Clock Drivers MH0026/MH0026C 5 MHz two phase MOS clock driver general description The MH0026/MH0026C is a low cost monolithic high speed two phase MaS clock driver and interface circuit. Unique circuit design along with advanced processing provide both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MaS logic levels. It may be driven from standard 54/74 senes gates and flip-flops or from drivers such as the DMSS30 or DM7440. The MH0026 is intended for applications in which the output pulse width is logically controlled: i.e., the output pulse width is equal to the Input pulse width.