Datasheet4U Logo Datasheet4U.com

DS8820A - Dual Line Receiver

Download the DS8820A datasheet PDF. This datasheet also covers the DS8820AN variant, as both devices belong to the same dual line receiver family and are provided as variant models within a single manufacturer datasheet.

Description

The DS7820A and the DS8820A are improved performance digital line receivers with two completely independent units fabricated on a single silicon chip.

Features

  • n Opera.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (DS8820AN_NationalSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
DS8813D Multi-Phase PWM Controller Richtek
DS8816A Dual-Phase PWM Controller Richtek
DS8817A Dual-Phase PWM Controller Richtek
DS8830 DUAL DIFFERENTIAL LINE DRIVERS Texas Instruments
DS8836 Quad NOR Unified Bus Receiver National

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
DS8800 Dual Voltage Level Translator
DS8810 (DS8810 - DS8812) Quad 2-Input TTL MOS Interface Gate
DS8811 (DS8810 - DS8812) Quad 2-Input TTL MOS Interface Gate
DS8812 (DS8810 - DS8812) Hex TTL MOS Inverter
DS8830 Dual Differential Line Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS7820A/DS8820A Dual Line Receiver May 1999 DS7820A/DS8820A Dual Line Receiver General Description The DS7820A and the DS8820A are improved performance digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with TTL or LS integrated circuits. The response time can be controlled with an external capacitor to reject input noise spikes. The output state is a logic “1” for both inputs open. Termination resistors for the twisted pair line are also included in the circuit.