DM74S195 registers equivalent, 4-bit parallel access shift registers.
Y Synchronous parallel load Y Positive-edge-triggered clocking Y Parallel inputs and outputs from each flip-flop Y Direct overriding clear Y J and K inputs to first stage.
Image gallery
Download