Y Gated (enable disable) serial inputs Y Fully buffered clock and serial inputs Y Asynchronous clear Y Typical clock frequency 36 M.

These 8-bit shift registers feature gated serial inputs and an asynchronous clear A low logic level at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse thus providing complete control.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts