Datasheet4U Logo Datasheet4U.com

CD4013BM - Dual D Flip-Flop

General Description

The CD4013B dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors Each flip-flop has independent data set reset and clock inputs and ‘‘Q’’ and ‘‘Q’’ outputs These devices can be used for shift register applications

Key Features

  • Y Y Y Wide supply voltage range High noise immunity Low power TTL compatibility 3 0V to 15V 0 45 VDD (typ ) fan out of 2 driving 74L or 1 driving 74LS.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4013BMS CMOS Dual D-Type Flip-Flop Intersil Corporation
CD4013B CMOS Dual D-type Flip-Flop RCA
CD4013B CMOS Dual D-Type Flip-Flop Texas Instruments
CD4013A CMOS Dual D-type Flip-Flop RCA

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
CD4013BC Dual D Flip-Flop
CD40106BC Hex Schmitt Trigger
CD40106BM Hex Schmitt Trigger
CD4010C Hex Buffers
CD4010M Hex Buffers
CD4011BC NAND Buffered B Series Gate
CD4011BM NAND Buffered B Series Gate
CD4012C Dual 4-Input NOR(NAND) Gate
CD4012M Dual 4-Input NOR(NAND) Gate
CD4014BC 8-Stage Static Shift Register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4013BM CD4013BC Dual D Flip-Flop February 1988 CD4013BM CD4013BC Dual D Flip-Flop General Description The CD4013B dual D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors Each flip-flop has independent data set reset and clock inputs and ‘‘Q’’ and ‘‘Q’’ outputs These devices can be used for shift register applications and by connecting ‘‘Q’’ output to the data input for counter and toggle applications The logic level present at the ‘‘D’’ input is transferred to the Q output during the positive-going transition of the clock pulse Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line respectively Features Y Y Y Wide supply voltage range High noise i