Datasheet4U Logo Datasheet4U.com

ADC16V130 - 130 MSPS A/D Converter

General Description

The ADC16V130 is a monolithic high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 130 Mega Samples Per Second (MSPS).

Key Features

  • Dual Supplies: 1.8V and 3.0V operation On chip automatic calibration during power-up Low power consumption Multi-level multi-function pins for CLK/DF and PD Power-down and sleep modes On chip precision reference and sample-and-hold circuit On chip low jitter duty-cycle stabilizer.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ADC16V130 130MSPS A/D Converter Texas Instruments
ADC1610S Single 16-bit ADC NXP Semiconductors
ADC1613D Dual 16-bit ADC NXP Semiconductors
ADC1613S Single 16-bit ADC NXP Semiconductors
ADC161S626 MicroPower ADC Texas Instruments

Other Datasheets by National Semiconductor (Texas Instruments)

Part Number Description
ADC16061 Self-Calibrating 16-Bit/ 2.5 MSPS/ 390 mW A/D Converter
ADC16071 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters
ADC161S626 MicroPower ADC
ADC16471 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters
ADC16DV160 160 MSPS Analog-to-Digital Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ADC16V130 16-Bit, 130 MSPS A/D Converter with LVDS Outputs www.DataSheet4U.com April 8, 2009 ADC16V130 ■ Offset binary or 2's complement data format ■ Full data rate LVDS output port ■ 64-pin LLP package (9x9x0.8, 0.5mm pin-pitch) 16-Bit, 130 MSPS A/D Converter with LVDS Outputs General Description The ADC16V130 is a monolithic high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 130 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an onchip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance.